module posedge_Detector(clock, x, edge_x);
	input clock, x;
	output edge_x;
	
	reg q1,q2;
	
	always@(posedge clock) begin
		q1 <= x;
		q2 <= q1;
	end
	
	assign edge_x = q1 & ~q2;
endmodule 